



ZRJ BLOCK DIAGRAM

01




N12P-GE Power Up Sequence



N12P-GE Power up Sequence

tINVDD>0
tINV-IFPAB_IOVDD>0
tINV-FBVDDQ>0


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

MS15-UMA Power-ON Sequence





System Power Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO EC_PWRBTN# = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO EC_PWROK = 10ms (HWPG NEED TO BE HIGH at that time)
T5: MAINON to MAINON2 =500us
T6: EC_PWROK to UNCOREPWROGOOD =2ms(Min)
T7: SUS_STAT# to PLTRST# =60us(Min)
T8: SYS_PWROK to SUS_STAT# =1ms(Min)
T9: +VCC_CORE to IMVP_PWRGD =5ms(Max)
T10: VRON to accept SVID command. =5ms(Max)




Quanta Computer Inc.
PROJECT : ZRJ





DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B



Quanta Computer Inc.

PROJECT : ZRJ

Sandy Bridge Processor (GRAPHIC POWER)

POWER


[34,37,40] MAIND *2N

Sandy Bridge Processor (RESERVED, CFG)

CPU-989P-1PGA

Pin	Signal	Pin	Signal
1	VSS1	51	VSS161
2	VSS2	52	VSS162
3	VSS3	53	VSS163
4	VSS4	54	VSS164
5	VSS5	55	VSS165
6	VSS6	56	VSS166
7	VSS7	57	VSS167
8	VSS8	58	VSS168
9	VSS9	59	VSS169
10	VSS10	60	VSS170
11	VSS11	61	VSS171
12	VSS12	62	VSS172
13	VSS13	63	VSS173
14	VSS14	64	VSS174
15	VSS15	65	VSS175
16	VSS16	66	VSS176
17	VSS17	67	VSS177
18	VSS18	68	VSS178
19	VSS19	69	VSS179
20	VSS20	70	VSS180
21	VSS21	71	VSS181
22	VSS22	72	VSS182
23	VSS23	73	VSS183
24	VSS24	74	VSS184
25	VSS25	75	VSS185
26	VSS26	76	VSS186
27	VSS27	77	VSS187
28	VSS28	78	VSS188
29	VSS29	79	VSS189
30	VSS30	80	VSS190
31	VSS31	81	VSS191
32	VSS32	82	VSS192
33	VSS33	83	VSS193
34	VSS34	84	VSS194
35	VSS35	85	VSS195
36	VSS36	86	VSS196
37	VSS37	87	VSS197
38	VSS38	88	VSS198
39	VSS39	89	VSS199
40	VSS40	90	VSS200
41	VSS41	91	VSS201
42	VSS42	92	VSS202
43	VSS43	93	VSS203
44	VSS44	94	VSS204
45	VSS45	95	VSS205
46	VSS46	96	VSS206
47	VSS47	97	VSS207
48	VSS48	98	VSS208
49	VSS49	99	VSS209
50	VSS50	100	VSS210

CPU-989P-1PGA



The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




PROJECT : ZRJ

Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Monday, December 20, 2010	Sheet 7 of 41


Cougar Point (DMI, FDI, PM)

U28C




Cougar Point (LVDS, DDI)



U28D



PCH Pull-high/low (CLG)



System PWR_OK (CLG)




On Die DSW VR Enable

High = Enable (Default)

Low = Disable



RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug (CLG)

PCH Dual SPI (CLG) MX25L3205DM2I-12G: AKE39FP0Z00
W25X32VSSIG: AKE39ZPON00







PCH2 (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Size	Document I
Date	Saturday

[illegible]

Cougar Point (GPIO,VSS_NCTF,RSVD)



11




	DGPU_PRSENT# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)
1 = GPU power is control by H/W (pure Discrete SKU)

GPIO Pull-up/Pull-down(CLG)



SV_SET_UP
High = Strong (Default)



Intel ME Crypto Transport Layer
Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

SGPIO



MFG-TEST



FDI TERMINATION
VOLTAGE OVERRIDE
LOW - Tx, Rx terminated
to same voltage

DMI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to
same voltage (DC Coupling Mode)
(DEFAULT)

BIOS RECOVERY

High = Disable (Default)
Low = Enable




Quanta Computer Inc.



PROJECT : ZRJ

Cougar Point 4/6



Cougar Point-M (POWER)





IBEX PEAK-M (GND)






DDR_STD (DDR)



Place these Caps near So-Dimm0.



DDR_RVS (DDR)




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		


Quanta Computer Inc. PROJECT : ZRJ		
Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Saturday, January 22, 2011	Sheet 15 of 41

PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A


2200mA
PLACE NEAR BALLS




PCI EXPRESS



GPU RST#




GPU all PWROK




Quanta Computer Inc.





PROJECT : ZRJ










 Quanta Computer Inc. PROJECT : ZRJ		
Size	Document Number	Rev
	N12P-GE (GPIO&STRAPS)4/5	1A
Date:	Saturday, January 22, 2011	Sheet 19 of 41







```
[17] VMA_DQ[63..0]
[17] VMA_DM[7..0]
[17] VMA_WDQS[7..0]
[17] VMA_RDQS[7..0]
```



Placement has to be close to VRAM










PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND FLOOD WHICH IS CONTROLLED BY THE FET
AVOID STUBS TO ALL DIFFERENTIAL TRACES

	EV@	IV@
SP@	500 ohm	680 ohm


EXT-HDMI




INT-HDMI




EMI



For DIS Only




HDMI CONN




Quanta Computer Inc.
PROJECT : ZRJ


CRT Switch




CRT




LVDS Switch




LVDS





LCD Power




Backlight Control




LAN (LAN) Arthorus AR8151





TRANSFORMER(LAN)



RJ45(LAN)








26




The diagram illustrates the internal wiring of the CN12 connector. It shows the connection of various signals and power planes to the module. Key components and connections include:

- Power Planes:** +3V_MINI2, +1.5V_3G, +3V_MINI2.
- Resistors:** R147, R150, R146, R148, R149, R607, R133, R481, R482, R483, R484, R485.
- Signal Lines:** PLTRST#, CLK_RST1#, CL_DATA1, CL_CLK1, CL_RST1#, CL_DATA1_3G, CL_CLK1_3G, USBP13+, USBP13-, SMB_RUN_DAT, SMB_RUN_CLK, LFRAME#, LAD3, LAD2, LAD1, LAD0, UIM_PWR.
- Module Connection:** 3G@67910-0002.
- Capacitor:** C642.




ODD (SATA)






ODD Power (SATA)

25




2.5" SATA HDD




 Quanta Computer Inc. PROJECT : ZRJ	
Size	Document Number HDD/ HOLE
Date:	Saturday, January 22, 2011
Sheet	27 of 41


CODEC (ADO) CONEXANT CX20584




Speaker




INT MIC



HP/SPDIF



MIC




Quanta Computer Inc.

PROJECT : ZRJ

Size	Document Number	Rev
	CODEC CX20584	1A
Date:	Saturday, January 22, 2011	Sheet 28 of 41

Card reader controller


<MMC>



RTS5209-GR

5 IN 1 Card reader CONN






<MMC>



20

USB 2.0 (BTB)

30




Quanta Computer Inc.


PROJECT : ZRJ

Size	Document Number	Rev
	USB2.0 Board (Dual Way)	1A
Date:	Monday, January 24, 2011	Sheet 30 of 41


Keyboard (KBC)




TouchPad (TPD)




Bluetooth (BTM)




LEDs (UIF)




Buttons (UIF)





FAN (THM)



Finger-Printer CONN.







Awen_12/13

+5VPCU
5 Volt +/- 5%
TDC : 5.625A
PEAK : 7.5A
OCP : 9A
Width : 240mil

OCP:9A
L(ripple current)
=(9-5)*5/(2.2u*0.4M*9)
~2.525A
Iocp=7-(2.525/2)=5.74
Vth=5.74*14.2mohm=0.081V
R(ILM)=0.8147*10/5uA=162.941K


OCP:10A
L(ripple current)
=(9-3.3)*3.3/(2.2u*0.5M*19)
~1.9A
Iocp=8-(1.9/2)=7.05A
Vth=7.05*14.2mohm=0.10011V
R(ILM)=0.10011*10/5uA=200.22K

TDC : 1.5A
PEAK : 2A
Width : 60mil


TDC : 3.38A
PEAK : 4.5A
Width : 140mil

TDC : 4.05A
PEAK : 5.4A
Width : 160mil

TDC : 0.3A
PEAK : 0.4A
Width : 20mil



	UMA (IV@) / Muxless (MS@)	External VGA (EV@)
PR196	NC	Populated
PR85	100K/F_4 (CS41002FB28)	200K/F_4 (CS42002FB12)
PR82	130K/F_4 (CS41302FB00)	NC
PR184	158K/F_4 (CS41582FB14)	NC
PR182	5.62K/F_4 (CS25622FB18)	1K/F_4 (CS21002FB24)
PR99	Populated	NC
PR198	Populated	NC




Quanta Computer Inc.

PROJECT : ZRJ

Size	Document Number	Rev
	+PCH&VTT (RT8238A)	1A
Date:	Saturday, January 22, 2011	Sheet 36 of 41

+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil


SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.375A
PEAK : 0.5A
Width : 10mil



L(ripple current)

$$= (9 - 1.5) \cdot 1.5 / (2 \cdot 200 \cdot 10^{-6} \cdot 400 \cdot 10^3 \cdot 9)$$


$$\sim 1.42 \text{ A}$$
Vtrip = $(15 - 0.71) \cdot 4.3 \text{ mohm} = 0.06145 \text{ V}$
RILIM = $V_{trip} / 10 \mu = 6.144 \text{ K}$





	S3	S5	+1.5V_SUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


NV VID Table for N12P-GV			
GPU_VID1	GPU_VID2	GPU_VID3	+VGPU_CORE
0	0	0	1.025V
1	0	0	1
0	1	0	0.9V
1	1	1	0.85V(Boot)

N12P-GV resistor change table		
R1	32.4K	CS33242F819
R2	19.1K	CS31912F815
R3	487K	CS44872F819
R4	86.6K	CS38662F816
R5	267K	CS42672F816




VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V





Thermal protection



For EC control thermal protection (output 3.3V)



Quanta Computer Inc.

PROJECT : ZRJ

Thermal protect

Size	Document Number	Rev 1A
Date: Saturday, January 22, 2011	Sheet 41 of 41	

[illegible]